

Name:..... Signature..... ID-No:.....

CMPE423 Embedded System Design

Registers related to TMR0 operation

Name	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	After POR, BOR	After other Resets
TMR0L	Timer0 Module Low Byte Register (counts bits 7 to 0)								xxxx xxxx	uuuu uuuu
TMR0H	Timer0 Module High Byte Latch (latches counter bits 15 to 8)								0000 0000	0000 0000
INTCON	GIE / GIEH	PEIE / GIEL	TMR0IE	INT0IE	RBF1	TMR0IF	INT0IF	RBF0	0000 000x	0000 0000u
TOCON	TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	1111 1111
TRISA	PortA data direction register								-111 1111	-111 1111

Legend: x=unknown, u=unchanged, -=unimplemented, crossed cells are not used by Timer0

TOCON (control register for TIMER0)

bit-7	TMR0ON	1: Enables Timer0, 0: Stops counting.
bit-6	T08BIT	1: for 8-bit counter, 0: for 16-bit counter.
bit-5	T0CS	Source of the TOCK1 pulses. 1: TOCK1 (RA4), 0:osc-Clock.
bit-4	T0SE	Active edge of the counting, 1: High to Low, 0:Low to High,
bit-3	PSA	Abort Prescaler 1: disable prescaler, 0: enable prescaler,
bit-0..2	T0PS0...T0PS2	Prescaler Factor 000, 001 ... , 111 ==> 2, 4, 8, 16, 32, 64, 128, 256.

Upon RESET, TMR0ON=1, T0CS=0, and T0PS2..0=111.

8-bit counting: Use only TMR0L. Even if TMR0L is an 8-bit register, reading or writing it takes 2cc.
16-bit counting: In reading, read first TMR0L, then TMR0H. In writing, write first TMR0H then TMR0L.

Information for CC8E coding

Precedence of CC8E operators	Integer variable types
()	expression block (Highest prec.)
++ --	increment, decrement
~	bitwise complement
* / %	multiplication, division, modulo
+ -	addition, subtraction
<< >>	left-shift, right-shift
<< >> ==	relational operators
== !=	equality, inequality
&	logical and
&&	exclusive or
	inclusive or
&&	logical and with break-on-false
	logical or with break-on-true
= += -=	assignments (Lowest preced.)
*/= etc.	
uns1 gned a8; // 8 bit uns1 gned	
char a8; // 8 bit uns1 gned	
uns1 gned l ong l 16; //16 bit uns1 gned	
char varX;	
char counter, L_byte, H_byte;	
bit ready; // 0 or 1	
bit flag, stop, semafor;	
int i; // 8 bit si gned	
si gned char sc; // 8 bit si gned	
l ong l 16; // 16 bit si gned	
uns8 u8; // 8 bit uns1 gned	
uns16 u16; // 16 bit uns1 gned	
uns24 u24; // 24 bit uns1 gned	
uns32 u32; // 32 bit uns1 gned	
int8 s8; // 8 bit si gned	
int16 s16; // 16 bit si gned	
int24 s24; // 24 bit si gned	
int32 s32; // 32 bit si gned	

For a 16-bit integer constant N

Lower-8-bit of N is (N)%256;
Upper-8-bit of N is (N)/256;
Lower-8-bit of -N is (65536-N)%256 or -N%256;
Upper-8-bit of -N is (65536-N)/256 or -N/256;
For an 8-bit number N, -N = 256-N

Conditional-operations: == != > >= < <=

Conditions:

```
[++|--]<var>.<cond-oper>.<value>[&&& <cond1>][|| <cond2>]
if (x == 7) ..
if (Carry == 1 && a1 < a2) ..
if (y > 44 || Carry || x != z) ..
if (--index > 0) ..
if (box == 1 || ++i < max) ..
if (sub_10 != 0) ..
```

Internal functions translated into special instructions or instruction sequences.

```
bts: bts, clearRAM, clrwdt, decsz, incsz, nop,
nop2, retint, rl, rr, sleep, skip, skipL, skipP,
swap, decsz, incsz, addwfc, subwfb, subwfb, r1nc,
rrnc, negate, decadj, multiply, skipfwd, skipflr,
skipfgr, skipfzro, pushStack, popStack,
softReset, tabi eRead, tabi eReadnc, tabi eReadDec,
tabi eReadPreInc, tabi eWri te, tabi eWri teInc,
tabi eWri teDec, tabi eWri tePreInc
```

Predefined PIC registers (Header files define the rest)

```
TOSU, TOSH, TOSL, STKPTR, PCLATH, PCL,
TBLPTRU, TBLPTRH, TBLPTRL, TBLPTR, TABLAT, PRODH,
PRODL, INTCON, INTOCN2, INTOCN3, INDF0, POSTINC0,
POSTDEC0, PREINC0, PLUSW0, FSR0H, FSR0L, FSR0,
W, WREG, BSR, BSR1, INDF1, POSTINC1, POSTDEC1,
PREINC1, PLUSW1, FSR1H, FSR1L, FSR1, INDF2,
POSTINC2, POSTDEC2, PREINC2, PLUSW2, FSR2H, FSR2L,
FSR2, STATUS, Carry, DC, Zero, Overflow, Negative
```

Extensions to ANSI C:

The individual bits can be separated by the period '.':

```
0b0100 ; Ob. 0. 000. 1. 01. 00000
bn(0100) ; bn(0001.0100) ; etc.
```

Partitions of variables:

```
18.7 ... 18.0 : bits of the 8-bit variable i8.
116.15 ... 116.0 : bits of the 16-bit variable i16.
i16.l ow8 : least significant byte of i16;
i16. hi g8 : most significant byte of i16.
```

CC8E command line arguments:

```
cc8e.exe file.ext -Ln -p18f452
file.ext is c-source file, -Ln produces list file, -p selects processor.
```

Name:..... Signature..... ID-No:.....

CMPE423 Embedded System Design

Interrupt Settings Information

CC8E interrupt templates for PIC18F452

Non hierarchical (flat, only low priority) for flat case interrupt vector is at address 0x008.	Two level Hierarchical (Low Priority and High Priority) for hierarchical two-level case high-priority interrupt vector is at 0x008, low-priority interrupt vector is at address 0x018
<pre>#pragma ori gn 0x08 void LPI SR(void){ // Low priority interrupt service routine static char WX, STATUS, BSRX ; // to save W, STATUS, BSR STATUS=STATUS; WX=WREG; BSRX=BSR; if(xl pi F){ // minimum service on xlp interrupt ... xl pi F=0; } if(y pi F){ // minimum service on ylp interrupt ... y pi F=0; } WREG=WX; BSR=BSRX; STATUS=STATUS; // restore registers retint(); // return from interrupt } void InItS(void){ // initialize interrupt servicing xl pi E=1; // interrupt on xlp enabled xl pi P=0; // low priority interrupt on xlp y pi E=1; // interrupt on ylp enabled y pi P=0; // low priority interrupt on ylp IPEN=0; // all interrupts low priority PEI E=1; // (<GI EL) Peripheral (Group-b) // Interrupts enabled GI E=1; // Low and High-priority all // Interrupts enabled } void main(void){ InItI ze(); InItS(); // initializes Interrupts xxx and yyy do{ //main loop }while(1); }</pre>	<pre>void HPI SR(void){ //prototype (*) STATUS=STATUS; WX=WREG; BSRX=BSR; } void LPI SR(void){ //high priority ISR STATUS=STATUS; WX=WREG; BSRX=BSR; if(xl pi F){ // min. service on xhp interrupt xl pi F=0; } WREG=WX; BSR=BSRX; STATUS=STATUS; retint(); // return from interrupt } void HPI SR(void){ STATUS=STATUS; WX=WREG; BSRX=BSR; if(xh pi F){ // min. service on xhp interrupt xh pi F=0; } WREG=WX; BSR=BSRX; STATUS=STATUS; retint(); // return from interrupt } void InItS(void){ // initialize interrupt servicing xl pi E=1; // interrupt on xlp enabled xl pi P=0; // low priority interrupt on xlp xh pi E=1; // interrupt on xhp enabled xh pi P=0; // low priority interrupt on xhp IPEN=1; // two level interrupts GI EL=1; //(<GI E)Low-prior. Interr. enabled GI EH=1; //(<PEI E)Low-High-all Int. enable } void main(void){ ... exactly same to NonHier. case.</pre>

(*) if service routine fits in 16-byte then no need to hp-prototype and linking it to the vector.

Initialization of interrupts on some commonly used devices:

interrupt:	Timer0 -overflow	Int0 edge	Int1 edge	Int1 edge	Int1 edge	RB.4-7 edge	UART- received	UART- transmit	ADC- over	value to set
enable:	TMR0E	INT0IE	INT1IE	INT2IE	RBI E	RCI E	TXI E	ADI E		=1
flag:	TMR0F	INT0IF	INT1IF	INT2IF	RBI F	RCI F	TXI F	ADI F		=0
priority:	TMR0P	(always High)	INT1IP	INT2IP	RBI P	RCI P	TXI P	ADI P		low:0,high:1
edge:		INTEDG0	INTEDG1	INTEDG2						↑:1, ↓:0

Global interrupt flag settings

For non hierarchical IPEN=0 ; PEI E=1 ; GI E=1 ; For hierarchical: IPEN=1 ; GI EL=1 ; GI EH=1 ;
Actually, PEI E and GI EL flags are the same flags, and, GI E and GI EL are the same. If IPEN=1, then PEI E/GI EL
enables all low priority interrupts, and, GI E/GI EH enables high priority interrupts

Register Save and Restore Rules

-If only bits are tested and manipulated (set or cleared) no need to save any register.
-If any register operation is necessary then save STATUS; WREG; BSR.
-If any pointer operation is necessary then save FSR; TABLAT; TBLPTRH; TBLPTRL;
-If mainloop is empty then no need to save registers in Low-Priority ISR.

Critical Code Rules

-Variables manipulated in the interrupt service routines are critical variables.
-If manipulation of a critical variable is necessary in the mainline then interrupts must be disabled before
manipulating the critical variables, and interrupts must be enabled after the manipulation is over.
-If a part of the code is time-critical so that an interrupt may destroy its timing, the interrupts must be disabled
before that code, and enabled after the critical part is over.