CMPE223- Digital Logic Design								
Department: Computer Engineering								
Instructor infor	mation							
Name: Assoc. Prof. Dr. Muhammed Salamah								
E-mail: muhammed.salamah@emu.edu.tr								
Office: CMPE114 Office Tel: 1149								
Assistant information								
Mostafa Mobarhan, Felix Babalola, Samaneh Sarfarazi								
Meeting times and places								
Tuesday: 10:30-12:20, Room CMPE Amphi								
Wednesday: 08:30-10:20, Room CMPE Amphi								
Thursday: 16:30	Thursday: 16:30-18:20, Room LLAB (Lab)							
Program Name	: Computer Engineer	ring	Program Code: 25					
Course Number	Course Number: Credits:		•	Year/Semester:				
CMPE223	4 Cr	•		2021-2022 Fall				
Required Co	urse Elective	se 🔲 Elective Course						
Prerequisite(s):								
	rete Mathematics							
Catalog descrip								
				r Base Conversions, Complements, Signed				
				Gates (Basic Definitions, Basic Properties				
				Simplification of Boolean Functions (The				
				ums Simplification, NAND and NOR				
				Combinational Logic (Design Procedure,				
				AND Circuits, Multilevel NOR Circuits,				
				Decimal Adder, Decoders and Encoders,				
				ted Sequential Circuits. Design of Clocked				
		State Reducti	ion, State Assignment a	nd FF Excitation Tables.				
Course web pag		a 1						
http://cmpe.emu.edu.tr/courses/cmpe223_or https://staff.emu.edu.tr/muhammedsalamah/en/teaching/cmpe223								
Textbook(s):								
		oles and Pract	tices", Prentice-Hall, 20	006.				
Indicative basic	8							
				Design", McGraw-Hill, 2009				
	ndige, "Digital Design		Prentice-Hall 2002.					
-	and class schedule (te	entative):						
(4 hours of lectu	- /		And the Alexander D	Commission Circuit Dia				
week 1, 2	Week 1, 2 Binary, Octal, and Hexadecimal Numbers, Number Base Conversions, Signed Binary							
	Numbers and Complements, Binary Addition, Subtraction, and Overflow, Binary Codes,							
	and Binary Logic.							
Weeks 3-4				olifications, NAND and NOR				
	-	Implementations, Multilevel NAND and NOR Circuits, Exclusive-OR Functions, Don't-						
Weels 5 (Care Conditions. Combinational Logic, Analysis Procedure, Design Procedure, Adders/Subtractors, Code							
Weeks 5,6				aure, Adders/Subtractors, Code				
Weeks 7,8Conversion, and Python-based ImplementationsWeeks 7,8MSI Components, Binary Adder and Subtractor, Decimal Adder,								
Weeks 7,8	wisi Components, B	mary Adder a	and Subtractor, Decimal					
Weeks 9,10	Midterm							
Weeks 11,12	Decoders and Encoders, Multiplexers,							
WCCK5 11,12	Decours and Encou	ors, muniple?	101 5,					
Weeks 12 15	Sunahranana Carren	tial Logia Fl	in Flong Analysis of C	looked Sequential Circuits Design				
Weeks 12,15	Plocked Sequential Circuits. Design							
	FF Excitation Tables	of Clocked Sequential Circuits: Design Procedure, State Reduction, State Assignment and						
		•						
Weeks 17-18 Finals								

Laboratory sc	hedule (tentative):						
(2 hours of laboratory per week)							
Week 1, 2	Lab preparations and groups ar	rangements.					
Week 3	Getting familiar with the tools						
Week 4	Introduction to Quartus II Des	sign Enviro	nment.				
Week 5	Introduction to Hardware Desc	ription using	VHDL Prog	gramming Language.			
Week 6	Basic VHDL Prog. of Combinational Circuits						
Week 7	Basic VHDL Prog. of Combinational Circuits						
Week 8,9	Midterm						
Week 11	Basic VHDL Prog. of Combinational Circuits						
Week 12	Basic VHDL Prog. of Sequential Circuits						
Week 13	Basic VHDL Prog. of Sequential Circuits						
Week 14	No Lab						
Course learning							
Upon successful completion of the course, students are expected to have the following competencies: 1. Perform the mathematical operations using signed and unsigned binary numbers (1)							
				build and evaluate Boolean expressions and			
functions (1)	ine manipulations associated w	IIII Doolean	variables to	build and evaluate boolean expressions and			
	naugh map technique to simplif	y Boolean fu	inctions (SO	P/POS) with/without don't care conditions (2)			
4. Design com	binational logic circuits using A	ND, NOT, C	DR, NOR, N	AND, XOR and XNOR logic gates (2)			
	nbinational circuits and find the						
	al combinational units such as ibinational logic systems (2)	adders/subtra	actors, comp	arators, decoders, multiplexers, to design			
		cting the stat	te tables / sta	te diagrams and find their functions (1)			
				d Flip-Flop excitation tables (2)			
				d assignment from the verbal description of			
the circuit beha							
10. Simulate th			circuits usin	g Python Programming language (6)			
	Method Midterm Exam	No		Percentage 30%			
Assessment	Final Examination	1		50%			
(tentative)	Assignment	5		5%			
	Lab	~6		15%			
Policy on makeup: There is no makeup for the quizzes. Only one makeup exam can be given for one of the missed							
exams (midterm or final) according to the University regulations. In order to be able to enter a makeup exam, you							
				thin 3 days of that examination.			
	may be sent to the disciplinary			e exams or assignments will automatically fail			
	grades: NG grade will be given						
Lab attendance < 50% or							
Missing both Midterm and Final Exams.							
Contribution of course to ABET criterion 5							
Credit Hours for: Mathematics & Basic Science : 0							
Engineering Sciences and Design : 4							
General Education : 0							
Relationship of the course to program outcomes							
The course has been designed to contribute to the following program outcomes:							
1) an ability to identify, formulate, and solve complex engineering problems by applying principles of engineering,							
science, and mathematics. 2) an ability to apply engineering design to produce solutions that meet specified needs with consideration of public							
health, safety, and welfare, as well as global, cultural, social, environmental, and economic factors							
				ze and interpret data, and use engineering			
judgment to draw conclusions.							
	Assoc. Prof. Dr. Muhammed Sa	lamah	Date Pren	ared: Oct. 12, 2021			