


SYNCHRONOUS SEQUENTIAL LOGIC


The digital circuits are classified into two types, "combinational" and "sequential".

The logic circuits considered in CMPE 223 were combinational.



In a Combinational circuit, the outputs depend only on the current inputs. i.e $\text{outputs} = f(\text{Inputs})$.

A sequential Logic circuit is one whose outputs depend not only on its current inputs, but also on the past sequence of inputs, which determine the circuit "internal states". A block diagram of a Sequential circuit is shown below:




→ It consists of a combinational circuit and memory elements, connected in a feedback path. The memory elements are devices capable of storing binary information within them. The binary information stored in the memory elements at any given time defines the **state** of the sequential circuit.

$$\therefore \text{outputs} = f(\text{external inputs}; \text{present state})$$


$$\text{Next state} = f(\text{external inputs}, \text{Present state})$$

Thus, a sequential circuit is specified by a time sequence of inputs, outputs, and internal states.

There are two main types of sequential circuits, and their classification depends on the times at which their inputs are observed and their internal state changes:




A synchronous circuit is one whose behavior can be defined from the knowledge of its signals at **discrete instants** of time. The memory elements can replace their present state with a **new state** in a controlled way. For this purpose **clock pulses** are used.



The behavior of an **asynchronous sequential circuit** can change at any instant of time.


The most basic storage elements are **Latches**, from which **flip-flops** are usually constructed. Therefore a flip-flop is a device that stores either a "0" or a "1".

In fact, a more simple storage element is a **buffer** which permanently stores a binary value. A simple buffer can be implemented with two inverters.



By replacing the inverters with NOR or NAND gates, we can store either a "0" or a "1" \Rightarrow Latch.

SR Latch with NOR gates: Remember: $(1+x)' = 0$ for sure; $(0+x)' = x'$ depend on x!!
 $(0+0)' = 1$ Don't consider!



S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0

*(after S=1, R=0)
i.e. No change*

*(after S=0, R=1)
i.e. No change*

undefined.

Truth table for sure

SR Latch with NAND gates: Remember: $(0 \cdot x)' = 1$ for sure; $(1 \cdot x)' = x'$

Draw the circuit.

Derive the Truth table.


The operation of the basic NOR and NAND Latches can be modified by providing an additional control input that determines when the state of the latch can be changed \Rightarrow Flip-flops.

Flip-flops:

The memory elements used in clocked sequential circuits are called flip-flops. The state of a flip-flop is the value that it currently stores. The stored value can be only changed only at certain times determined by the "clock" input.

There are different types of flip-flops:

RS Flip-flop:




S(t)	R(t)	Q(t)	↓ Present State (Ps)	↓ Next State (Ns)
			Q(t+1)	
0	0	0	0	No change
0	0	1	1	
0	1	0	0	
0	1	1	0	Reset
1	0	0	1	
1	0	1	1	Set
1	1	0	X	
1	1	1	X	Undefined!

(characteristic) Truth table

S		Q			
R	Q	00	01	11	10
		0	1	0	0
1	1	X	X		

$$Q(t+1) = S + R'Q$$

Characteristic equation



Graphic symbol

An unpredictable state occurs when $Cp=1$ and both S and R are equal to 1.


The truth table can be put in another form which is called the characteristic or functional table:

S	R	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	?

Characteristic table of the RS flip-flop

D Flip-Flop:


One way to eliminate the undesirable condition of the undefined state of the RS flip-flop is to ensure that inputs S and R are never equal to 1 at the same time. This is possible by applying the complement of S to the R input, leading to the D flip-flop:



$D(t)$	$Q(t)$	$Q(t+1)$
0	0	0
0	1	0
1	0	1
1	1	1

Truth table

$$Q(t+1) = D \leftarrow \text{characteristic equation}$$




Graphic symbol

As long as $CP=0$, the circuit cannot change state. When $CP=1$, the Q output follows the D input (i.e. $Q=0$ if $D=0$; and $Q=1$ if $D=1$).

JK Flip-Flop:

A JK flip-flop is a refinement of the RS flip-flop to eliminate the undefined state of the RS type.




Logic diagram

J	K	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

$Q(t+1) = JQ' + K'Q$ \uparrow characteristic equation

$J(t)$	$K(t)$	PS	NS	
$J(t)$	$K(t)$	$Q(t)$	$Q(t+1)$	
0	0	0	0	
0	0	1	1	No change
0	1	0	0	
0	1	1	0	Reset
1	0	0	1	
1	0	1	1	Set
1	1	0	1	
1	1	1	0	Toggle

Truth table




J	K	$Q(t+1)$	
0	0	$Q(t)$	No change
0	1	0	Reset
1	0	1	Set
1	1	$Q'(t)$	Toggle (complement)

characteristic table

T Flip-Flop:

The T flip-flop is a single-input version of the JK flip-flop. It is obtained from the JK flip-flop when both inputs are tied together. Regardless of the present state, the T flip-flop complements its output when $C_P = 1$.





Logic diagram

T	$Q(t)$	$Q(t+1)$
0	0	0
0	1	1
1	0	1
1	1	0

T	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$

characteristic table



Graphic symbol

T	$Q(t)$	$Q(t+1)$
0	0	0
0	1	1
1	0	1
1	1	0

T	$Q(t+1)$
0	$Q(t)$
1	$Q'(t)$

characteristic table

Truth table $\Rightarrow Q(t+1) = T\bar{Q}' + \bar{T}Q$ characteristic equation.



Note: you can design and define your own flip-flop.

GO TO Page 5'

MASTER-SLAVE FLIP-FLOPS:

The master-slave flip-flop consists of two latches and an inverter.


A master-slave SR flip-flop:



When the input clock C is 0, the slave Q latch is enabled, and its output Q is equal to the Master output Y. When input clock is 1, the values on S and R control the value stored in the master latch Y.

GO TO 5'

Note: a JK flip-flop can be implemented using a D FF and some logic.




Remember:

D	$Q(t+1)$
0	0
1	1

J	K	$Q(t)$	$Q(t+1)$
0	0	0	0
0	0	1	1
0	1	0	0
:	:	:	:

Also, a T FF can be implemented using a D FF and Some Logic.





Configurable FF's:


For some circuits, one type of FF may lead to a more efficient implementation than another type. In general purpose chips like PLDs, the FFs are sometimes configurable. For example in MAX 7000 CPLDs, the FFs can be configured as D or T-type.

Flip-Flops with Preset and Clear inputs:


In some circuits, it is sometimes necessary to force the circuit into a known initial state. For this purpose FFs are provided with two extra inputs **Preset** and **Clear**, so that when activated the FF will go to state **1** and **0** respectively. These inputs are asynchronous and they may be active high or active low.




Example: Master-slave D FF:



The timing diagram is:




Example: Master-Slave JK flip-flop



Draw the corresponding timing diagram.

TRIGGERING OF FLIP-FLOPS:


The state of a flip-flop is switched by a momentary change in the clock pulse input signal. This momentary change is called a "trigger". The clock pulse alternates between "0" and "1".




- It is not desirable that the flip-flops respond to the level duration since it creates some problems.

- flip-flops must respond to either the positive edge or the negative edge only. i.e when the clock is 1 (or 0), the flip-flop is not responding to any change in inputs until the clock pulse returns to 0 (or 1).


The graphic symbols are:



positive Level triggered



Positive-edge triggered



Negative-edge triggered


Remember, $Q(t)$ refers to the present state prior to the application of a pulse and $Q(t+1)$ is the next state one clock period later.

ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS:

The behavior of a sequential circuit is determined from the inputs, the outputs, and the state of its flip-flops. The analysis of a sequential circuit consists of obtaining a **state table** or a **state diagram** for the time sequence of inputs, outputs, and states.

The flip-flops may be of any type, and the logic diagram may or may not include combinational gates.

Example:



For the D flip-flop; $Q(t+1) = D \Rightarrow$ Next-state equations:

$$A(t+1) = A(t)x(t) + B(t)x(t)$$

$$B(t+1) = A'(t)x(t).$$

For simplicity, omit the designation $(t) \Rightarrow$

$$A(t+1) = Ax + Bx$$

$$B(t+1) = A'x \quad \} \text{State equations.}$$

Similarly,

$$y(t) = [A(t) + B(t)]x'(t) \quad \text{or}$$

$$y = (A+B)x' \quad \text{Output equation}$$

State table:

The time sequences of inputs, outputs, and flip-flop states can be listed in a state table as shown below. It has four sections: present state, inputs, next state, and possible outputs.
of the flip-flops values of the flip-flops
obtained from
the state equations from output
equations

<u>Present state</u>		<u>Input</u>	<u>Next state</u>	<u>Output</u>
A	B	x	A	y
0	0	0	0	0
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	1	0
1	1	1	0	1

State table

In general, a sequential circuit with m flip-flops and n -inputs needs 2^{m+n} rows in the state table! \Rightarrow sometimes it is more convenient to express the state table in another form shown below: (idea: # of rows = # of states)


<u>Present state</u>		<u>Next state</u>		<u>output</u>	
		$X=0$	$X=1$	$X=0$	$X=1$
A	B	A	B	y	y
0	0	0	0	1	0
0	1	0	0	1	0
1	0	0	0	1	0
1	1	0	0	1	0

← State table

State diagram:

The information available in a state table can be represented graphically in a **state diagram**. Each state is represented by a circle, and the transition between states is indicated by directed lines labeled with input(s)/output(s) binary values.


\Rightarrow the state diagram of the previous example:



General steps of the analysis: (i.e. flip-flop input functions)

- 1) obtain the input expression for each flip-flop in terms of the present state, and input variables.
- 2) Use the corresponding flip-flop characteristic table to determine the next state. (# of states = $2^{\# \text{ of flip-flops}}$)
- 3) Find the output(s) from the output equation(s) [if any...].
- 4) Draw the resultant state diagram.

Example: Derive the state table and draw the state diagram of the following sequential circuit. Describe the function of this circuit.




$$\begin{aligned} T_A &= BCX \\ T_B &= CX \\ T_C &= X \end{aligned} \quad \left. \begin{array}{l} \text{flip-flop} \\ \text{input} \\ \text{equations} \end{array} \right\}$$

T	Q(t+1)
0	Q(t)
1	Q'(t)

T flip-flop characteristic table

Present state	Flip-flop inputs						Next state					
	$X=0$			$X=1$			$X=0$			$X=1$		
	A	B	C	T_A	T_B	T_C	T_A	T_B	T_C	A	B	C
0 0 0	0	0	0	0 0 0	0 0 0	0 0 1	0 0 0	0 0 0	0 0 1	0	0	0
0 0 1	0	0	1	0 0 0	0 0 0	0 1 1	0 0 0	0 0 0	0 1 0	0	0	1
0 1 0	0	1	0	0 0 0	0 0 0	0 0 1	0 0 0	0 0 0	0 1 1	0	1	0
0 1 1	0	1	1	0 0 0	0 0 0	1 1 1	0 0 0	0 0 0	1 0 0	0	1	1
1 0 0	1	0	0	0 0 0	0 0 0	0 0 1	0 0 0	0 0 0	1 0 1	1	0	0
1 0 1	1	0	1	0 0 0	0 0 0	0 1 1	0 0 0	0 0 0	1 0 1	1	0	1
1 1 0	1	1	0	0 0 0	0 0 0	0 0 1	0 0 0	0 0 0	1 1 0	1	1	1
1 1 1	1	1	1	0 0 0	0 0 0	1 1 1	0 0 0	0 0 0	1 1 1	0	0	0


state
table



state
diagram

The circuit is a 3-bit binary counter. The counter counts when the input X is 1 and the clock is applied.

Example: Derive the state table and draw the state diagram of the following sequential circuit.



flip-flops input equations:

$$J_A = B \quad k_A = B'$$

$$J_B = k_B = (A \oplus x)' = A'x + A'x'$$

output equation:


$$y = (A \oplus x) \oplus B$$

Characteristic table:

J	K	Q(t+1)	
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	Q'(t)	Toggle

Present State	Input	Flip-flop inputs				Next state	Output
		J _A	k _A	J _B	k _B		
A	B	x					y
0	0	0	1	1	1	0	1
0	0	0	1	0	0	0	0
0	1	1	0	1	1	1	1
0	1	1	0	0	0	1	0
1	0	0	1	0	0	0	0
1	0	0	1	1	1	0	1
1	1	1	0	0	0	1	0
1	1	1	0	1	1	0	1

State table



DESIGN OF CLOCKED SEQUENTIAL CIRCUITS:

Before giving the full procedure for the design of synchronous sequential circuits, the designers (we) should know the following two important concepts:



- State Reduction
- Flip-flops excitation tables.

STATE REDUCTION:

State reduction means minimizing the cost of the final circuit, which can be achieved by minimizing the number of flip-flops.

Example:

Consider the following state diagram of a given sequential circuit.



For simplicity, the states may be denoted by letter symbols
state $00 \equiv a$; state $01 \equiv b$; state $11 \equiv c$; state $10 \equiv d$

Since the circuit has 4 states \Rightarrow we need 2 FFs with other combinational logic for implementation.

For the above state diagram:

State: a a b a b a b c a b a a b c d d
input(x): 0 1 0 1 0 1 1 0 1 0 0 0 1 1 1 1
output: 0 0 1 0 1 0 0 1 0 1 0 0 0 0 0 0

Present state	Next state		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	a	b	1	0
c	a	d ^c	1	0
d	a	d	1	0

b and c are equivalent
c and d are equivalent

The algorithm:

Two states are said to be equivalent if for each value of the input, they give exactly the same output and send the circuit either


to the same state or to an equivalent state. When two states are equivalent, one of them can be removed.

→ for the above example, the reduced state table is:


Present state	Next state		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	a	b	1	0

⇒ Now, we have two states!

The state diagram:



state $a = 0$
state $b = 1$



$D_A = x$ $y = Ax'$
[will be explained later...]

Check:

state : a a b a b a b b a b a a b b b b


input : 0 1 0 1 0 1 1 1 0 1 0 0 1 1 1 1

output : 0 0 1 0 1 0 0 1 0 1 0 0 0 0 0 0

Note: Sometimes, reduction of states does not lead to a saving in the number of flip-flops or the number of gates!

Example:

Reduce the number of states of the sequential circuit specified by the following state diagram.




Present state	Next state		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1



The reduced state table and state diagram will be as:

Present state	Next state		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	a	d	0	1



Note that we couldn't reduce the number of FFs.

Example:

Reduce the number of states in the following state table.

Present state	Next state		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	f	b	0	0
b	d	f/a	0	0
c	f	f/b	0	0
d	g	a	1	0
e	d	c	0	0
f	f	b	1	1
g	g	k/d	0	1
h	g	a	1	0

Present state	Next state		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	f	b	0	0
b	d	a	0	0
d	g	a	1	0
f	f	b	1	1
g	g	d	0	1

Reduced state table

GO TO Page → (13)

FLIP-FLOP EXCITATION TABLES:

During the design process, we usually know the transition from present state to next state and wish to find the flip-flop input conditions that will cause the required transition.

The **excitation table** is used for that.

RS FF:

S	R	$Q(t+1)$
0	0	$Q(t)$ No change
0	1	0 Reset
1	0	1 Set
1	1	? Undefined

Characteristic table

<u>PS</u> $Q(t)$	<u>NS</u> $Q(t+1)$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

Excitation table

STATE ASSIGNMENT:

State assignment procedures are concerned with methods for assigning binary values to states in such a way as to reduce the cost of the combinational circuit that drives the FFs.

Some common rules for state assignment are:

1. a) check for rows of the state table which have identical next state entries in every column. Assign adjacent codes to such rows.

PS	NS	
	$x=0$	$x=1$
A	D	F
B	D	F

⇒ Assign adjacent codes to A and B.

- b) Check for rows of the state table with the same next state entries but in different column order. Assign adjacent codes to such rows if the next state entries can be assigned adjacent codes.

PS	NS	
	$x=0$	$x=1$
A	D	F
B	F	D

If D, F can be assigned adjacent codes, then assign adjacent codes to A, B.

2. Next state entries of a give row may be given adjacent codes.

Example:

PS	NS		output	
	$x=0$	$x=1$	$x=0$	$x=1$
A	C	C	0	0
B	A	A	0	0
C	D	E	0	0
D	B	F	0	0
E	F	F	0	0
F	A	A	0	1

B, F must be adjacent (1.a)

A, B : : : : : (1.a)

Since B, F are adjacent ⇒

D, E must be adjacent (1.b)

↓

	00	01	11	10
0	B	D	C	A
1	F	E	-	-

A, C can be adjacent because
A, B are adjacent (Reverse of 1.b)

B, F adjacent; D, E adjacent ⇒ C, D can be
adjacent (Reverse of 1.b).

∴ A ≡ 010 B ≡ 000

C ≡ 011 D ≡ 001

E ≡ 101 F ≡ 100

JK FF:

J	K	$Q(t+1)$
0	0	$Q(t)$ No change
0	1	0 Reset
1	0	1 Set
1	1	$Q'(t)$ Toggle

Characteristic table

$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Excitation table

D FF:

D	$Q(t+1)$
0	0
1	1

Characteristic
table

$Q(t)$	$Q(t+1)$	D
0	0	0
0	1	1
1	0	0
1	1	1

Excitation table

T FF:

T	$Q(t+1)$
0	$Q(t)$ No change
1	$Q'(t)$ Toggle

Characteristic table

$Q(t)$	$Q(t+1)$	T
0	0	0
0	1	1
1	0	1
1	1	0


Excitation table

Design procedure:

- 1) The word description of the circuit behavior is stated. This may be accompanied by a state diagram or a timing diagram.
- 2) Obtain the state table.
- 3) Reduce the number of states (if possible).
- 4) Determine the number of flip-flops needed and assign a letter symbol to each flip-flop.
- 5) choose the type of flip-flop to be used.
- 6) From the state table, derive the excitation table which contains the flip-flop inputs and combinational circuit outputs.
- 7) Using any simplification method, derive the flip-flop input functions and circuit output functions.
- 8) Draw the logic diagram.

Example:

Design a clocked sequential circuit whose state diagram is given below using JK flip-flops.



Present state	Next-state	
	$X=0$	$X=1$
A B	A B	A B
0 0	0 0	0 1
0 1	1 0	0 1
1 0	1 0	1 1
1 1	1 1	0 0

State table (already minimized)

The excitation table can be derived from the state table and JK excitation table.

Inputs of Comb. circuit			Outputs of Comb. circuit			
Present state		Input χ_L	Next state		Flip-flop inputs	
A	B		A	B	J_A	K_A
0	0	0	0	0	0	X
0	0	1	0	1	0	X
0	1	0	1	0	1	X
0	1	1	0	1	0	X
1	0	0	1	0	X	0
1	0	1	1	1	X	0
1	1	0	1	1	X	0
1	1	1	0	0	X	1

A	χ_L			
	$B\chi_{00}$	χ_{01}	χ_{11}	χ_{10}
0	0	0	0	1
1	X	X	X	X

A	χ_L			
	$B\chi_{00}$	χ_{01}	χ_{11}	χ_{10}
0	1	X	X	X
1	1	X	X	X


$$\Rightarrow J_B = \chi$$

A	χ_L			
	$B\chi_{00}$	χ_{01}	χ_{11}	χ_{10}
0	X	X	X	X
1			1	


$$\Rightarrow K_A = B\chi$$

A	χ_L			
	$B\chi_{00}$	χ_{01}	χ_{11}	χ_{10}
0	X	X		
1	X	X	1	

$$\Rightarrow K_B = A\chi + A'\chi' = (A \oplus \chi)' = A \odot \chi$$

**Example:**

Using RS flip-flops, design the clocked sequential circuit whose state diagram is given below.



Present state A B	Next state		Output	
	X=0	X=1	X=0	X=1
0 0	0 0	1 0	0	0
0 1	0 1	1 1	0	0
1 0	1 0	0 1	0	0
1 1	1 1	0 0	0	1

Present state A B	Input X	Next state		Output Y	flip-flop inputs			
		A	B		S _A	R _A	S _B	R _B
0 0 0	0	0	0	0	X	0	X	
0 0 1	1	0	0	0	1	0	0	X
0 1 0	0	1	0	0	X	0	X	0
0 1 1	1	1	0	0	1	0	X	0
1 0 0	0	0	0	0	X	0	0	X
1 0 1	1	0	0	0	0	1	1	0
1 1 0	0	1	0	0	X	0	X	0
1 1 1	0	0	1	0	0	1	0	1

Excitation table.

$$y = ABX$$

Remember:


Q(t)	Q(t+1)	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

		χ			
		00	01	11	10
A	0	0	1	1	0
	1	X	0	0	X
		B			

		χ			
		00	01	11	10
A	0	X	0	0	X
	1	0	1	1	0
		B			

		χ			
		00	01	11	10
A	0	0	0	X	X
	1	0	1	0	X
		B			


		χ			
		00	01	11	10
A	0	X	X	0	0
	1	X	0	1	0
		B			



Exercise: Repeat this example using JK FFs.

Example:

Design the sequential circuit whose state diagram is given below using D flip-flops.



Present State ABC	Next state	
	$\chi=0$	$\chi=1$
000	100	000
001	000	100
010	001	101
011	101	001
100	110	010
101	010	110
110	011	111
111	111	011

State table

<u>Present state</u>	<u>Input</u>	<u>Next state</u> \equiv flip-flop inputs				
A	B	C	x	A	B	C
0	0	0	0	1	0	0
0	0	0	1	0	0	0
0	0	1	0	0	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	1	0	1
0	1	1	0	1	0	1
1	0	0	0	1	1	0
1	0	0	1	0	1	0
1	0	1	0	0	1	0
1	0	1	1	0	1	0
1	1	0	0	0	1	1
1	1	0	1	1	1	1
1	1	1	0	1	1	1
1	1	1	1	0	1	1


Note1: No need to put flip-flop inputs in the excitation table because for D FF next state is the same as its D input.

Note2: By intuition, it is easy to see that

$$D_B = A \quad ; \quad D_C = B$$


AB		x			
		00	01	11	10
B	00	1	0	1	0
	01	0	1	0	1
	11	0	1	0	1
	10	1	0	1	0
C					

$$\begin{aligned} \Rightarrow D_A &= (BC' + B'C)x + (BC + B'C')x' \\ &= (B \oplus C)x + (B \oplus C)'x' \\ &= (B \oplus C \oplus x)' \end{aligned}$$



Example: Problem 6-22:

A sequential circuit has three flip-flops, A, B, C; one input x, and one output y. The state diagram is show below. Design the circuit: (a) using D flip-flops
(b) using JK flip-flops.



present state A B C	input χ	next state A B C	output y
0 0 0	0	0 1 1	0
0 0 0	1	1 0 0	1
\Rightarrow		0 0 1	0 0 1
0 0 1	0	0 0 1	0
0 0 1	1	1 0 0	1
0 1 0	0	0 1 0	0
0 1 0	1	0 0 0	1
0 1 1	0	0 0 1	0
0 1 1	1	0 1 0	1
1 0 0	0	0 1 0	0
1 0 0	1	0 1 1	0

state table = Excitation table for D ff.

AB'χ	0	1	1	0
0 0 0	0	1	1	0
X X X	0	0	0	0
0 0 X X	X	X	X	X

AB'χ	1	0	0	0
1 0 0 0	1	0	1	0
X X X X	X	X	X	X
1 1 X X	1	1	X	X

AB'χ	1	0	0	1
1 0 0 1	1	0	0	1
X X X X	X	X	X	X
0 1 X X	0	1	X	X


AB'χ	0	1	1	0
0 1 1 0	0	1	1	0
X X X X	X	X	X	X
0 0 X X	0	0	X	X

$$\Rightarrow D_A = A'B'\chi$$

$$D_B = A + C'\chi' + BC\chi$$

$$D_C = A\chi + C\chi' + A'B'\chi'$$

$$y = A'\chi$$



b)

Present state A B C	Input χ	Next state A B C			output y	flip-flop inputs					
		J _A	K _A	J _B		J _C	K _B	J _C	K _C		
0 0 0	0	0 1 1	0		0	X	1 X	1 X			
0 0 0	1	1 0 0	1		1	X	0 X	0 X			
0 0 1	0	0 0 1	0		0	X	0 X	X 0			
0 0 1	1	1 0 0	1		1	X	0 X	X 1			
0 1 0	0	0 1 0	0		0	X	X 0	0 X			
0 1 0	1	0 0 0	1		0	X	X 1	0 X			
0 1 1	0	0 0 1	0		0	X	X 1	X 0			
0 1 1	1	0 1 0	1		0	X	X 0	X 1			
1 0 0	0	0 1 0	0		X	1	1 X	0 X			
1 0 0	1	0 1 1	0		X	1	1 X	1 X			

Excitation table.

Using the K-Map method (Exercise !), we have;

$$J_A = B' \chi$$

$$J_B = A + C' \chi'$$


$$J_C = A \chi + A' B' \chi'$$

$$K_A = 1$$

$$K_B = C \chi' + C' \chi = C \oplus \chi$$

$$K_C = \chi$$



and $y = A' \chi$



Example: (Sequence Recognizer)

Design using FFs a synch. sequential circuit that will recognize the occurrence of the sequence of bits 1101 on an input x by making the output $y=1$ when the previous three inputs to the circuit were 110 and current input is a 1. Otherwise, $z=0$.

(Note that in the sequence 1101 : the occurrence order is 1 then 1, then 0, then 1. for example in 1101101 we have two occurrences of 1101)



Present State	Next state		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	f	b	0	0
b	g	c	0	0
c	d	h	0	0
d	i	e	0	1
e	a	c	0	0
f	f	b	0	0
g	g	b	0	0
h	d	h	0	0
i	i	b	0	0

$$P_1 = (abc)(efghi)(d)$$


$$P_2 = (abefghi)(ch)(d)$$

$$P_3 = (afgi)(be)(ch)(d)$$

$$P_4 = (afgi)(be)(ch)(d)$$

PS	$\frac{NS}{x=0}$		$\frac{NS}{x=1}$		output $x=0$	output $x=1$
	$x=0$	$x=1$	$x=0$	$x=1$		
a	a	a	b		0	0
b	a	c			0	0
c	d	c			0	0
d	a	b			0	1

Reduced table



Reduced state diagram

a, d may be given adjacent codes (1-a)

$a, c \leftrightarrow s, s \leftrightarrow s, s \leftrightarrow (2)$


$\Rightarrow a \equiv 00; b \equiv 11; c \equiv 10; d \equiv 01$

0	1	
0	a	d
1	c	b


PS	Input		NS		Output	Flip-flop inputs			
	A	B	X	A	B	J _A	K _A	J _B	K _B
a	0	0	0	0	0	0	X	0	X
	0	0	1	1	0	1	X	1	X
d	0	1	0	0	0	0	X	X	1
	0	1	1	1	1	1	X	X	0
c	1	0	0	0	1	X	1	1	X
	1	0	1	0	0	X	0	0	X
b	1	1	0	0	0	X	1	X	1
	1	1	1	0	0	X	0	X	1

Remember:

Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0




$$y = A'BX$$



Example: A single-input single-output clocked sequential circuit is to be designed. The circuit will determine whether a string of four consecutive input bits constitute a valid BCD code or not. The output $Z=1$ if the four consecutive bits DO NOT constitute a valid BCD representation, and $Z=0$ otherwise. Least significant bit of the BCD code is applied to the checker input first.

$x \rightarrow \boxed{\text{BCD checker}} \rightarrow Z \text{ (after the 4th input)}$



PS	$\frac{NS}{x=0}$		$\frac{output}{x=0}$	
	$x=0$	$x=1$	$x=0$	$x=1$
a	b	c	0	0
b	d	e	0	0
c	f	g	0	0
d	h	i	0	0
e	j	k	0	0
f	l	m	0	0
g	n	p	0	0
h	a	a	0	0
i	a	a	0	1
j	a	a	0	1
k	a	a	0	1
l	a	a	0	0
m	a	a	0	1
n	a	a	0	1
p	a	a	0	1

$$P_1 = (abcde\bar{f}gh\bar{l}) (ij\bar{k}mnp)$$

$$P_2 = (abch\bar{l})(df)(eg)(ij\bar{k}mnp)$$

$$P_3 = (ahl)(bc)(df)(eg)(j\bar{k}mnp)$$

$$P_4 = (a)(hl)(bc)(df)(eg)(ijk\bar{mnp})$$

PS	$\frac{NS}{x=0}$		$\frac{output}{x=0}$	
	$x=0$	$x=1$	$x=0$	$x=1$
a	b	b	0	0
b	d	e	0	0
d	h	i	0	0
e	i	i	0	0
h	a	a	0	0
i	a	a	0	1

Reduced state table.

$\Rightarrow h, i$ must be adjacent	00	01	11	10	
$\Rightarrow d, e$ may be adjacent	0	h	d	b	a

$$\Rightarrow h \equiv 000; d \equiv 001; a \equiv 010; b \equiv 011$$

$$i \equiv 100; e \equiv 101;$$

PS A B C	NS $x=0$			NS $x=1$			$x=0$ output $x=1$
	A	B	C	A	B	C	
$h \rightarrow 0\ 0\ 0$	0	1	0	0	1	0	0 0
$d \rightarrow 0\ 0\ 1$	0	0	0	1	0	0	0 0
$a \rightarrow 0\ 1\ 0$	0	1	1	0	1	1	0 0
$b \rightarrow 0\ 1\ 1$	0	0	1	1	0	1	0 0
$i \rightarrow 1\ 0\ 0$	0	1	0	0	1	0	0 1
$e \rightarrow 1\ 0\ 1$	1	0	0	1	0	0	0 0

Let us use JK FF for A
RS FF for B
and T FF for C.

PS A B C \bar{x}	NS input			output Z					
	A	B	C		JA	KA	SB	RB	Tc
0 0 0 0	0	1	0	0	0	X	1	0	0
0 0 0 1	0	1	0	0	0	X	1	0	0
0 0 1 0	0	0	0	0	0	X	0	X	1
0 0 1 1	1	0	0	0	1	X	0	X	1
0 1 0 0	0	1	1	0	0	X	X	0	1
0 1 0 1	0	1	1	0	0	X	X	0	1
0 1 1 0	0	0	1	0	0	X	0	1	0
0 1 1 1	1	0	1	0	1	X	0	1	0
1 0 0 0	0	1	0	0	X	1	1	0	0
1 0 0 1	0	1	0	1	X	1	1	0	0
1 0 1 0	1	0	0	0	X	0	0	X	1
1 0 1 1	1	0	0	0	X	0	0	X	1
1 1 0 0	X	X	X	X	X	X	X	X	X
1 1 0 1	X	X	X	X	X	X	X	X	X
1 1 1 0	X	X	X	X	X	X	X	X	X
1 1 1 1	X	X	X	X	X	X	X	X	X

Remember:

PS	NS	J	K
0 0	0	X	
0 1	1	X	
1 0	X	1	
1 1	X	0	

PS	NS	S	R
0 0	0	X	
0 1	1	0	
1 0	0	1	
1 1	X	0	

PS	NS	T
0 0	0	0
0 1	1	1
1 0	1	1
1 1	1	0

Using the K-map simplification;


Do not use in Exams!!

		AB		Σx
		0	1	n
$J_A:$	0	0	1	0
	1	x	x	x
$K_A:$	0	x	x	x
	1	x	x	x
		B	A	

Similarly, it is easy to find out:

$$K_A = C' \quad S_B = C' \quad R_B = C \quad T_C = CB' + BC' = B \oplus C \quad Z = AC'x$$

(Note that in Exams, you have to show the K-map for every case)




DESIGN OF COUNTERS:

A sequential circuit that goes through a prescribed sequence of states upon the application of input pulses is called a "counter". The input pulses, called count pulses, may be clock pulses or they may originate from an external source.

An n -bit binary counter consists of n FFs and can count from 0 to $2^n - 1$.

Example: Design a 3-bit binary up-counter using T flip-flops.

- Transitions occur every clock pulse



Remember:

PS	NS	T
0	0	0
0	1	1
1	0	1
1	1	0

PS A ₂ A ₁ A ₀	NS			FF inputs		
	A ₂	A ₁	A ₀	T _{A₂}	T _{A₁}	T _{A₀}
0 0 0	0 0 1	0 0 1	0 0 1	0	0	1
0 0 1	0 1 0	0 1 0	0 1 1	0	1	1
0 1 0	0 1 1	0 1 1	0 0 1	0	0	1
0 1 1	1 0 0	1 1 0	1 1 1	1	1	1
1 0 0	1 0 1	1 1 0	0 0 1	0	0	1
1 0 1	1 1 0	1 1 1	0 1 1	0	1	1
1 1 0	1 1 1	0 0 0	0 0 1	0	0	1
1 1 1	0 0 0	1 1 1	1 1 1	1	1	1


Using the K-map simplification;




$$\overline{T_{A_2}} = A_1 A_0$$

$$\overline{T_{A_1}} = A_0$$

$$\overline{T_{A_0}} = 1$$



Example: Using JK FFs, design a BCD counter.



A B C D	A B C D	J _A	K _A	J _B	K _B	J _C	K _C	J _D	K _D
0 0 0 0	0 0 0 1	0	X	0	X	0	X	1	X
0 0 0 1	0 0 1 0	0	X	0	X	1	X	X	1
0 0 1 0	0 0 1 1	0	X	0	X	X	0	1	X
0 0 1 1	0 1 0 0	0	X	1	X	X	1	X	1
0 1 0 0	0 1 0 1	0	X	X	0	0	X	1	X
0 1 0 1	0 1 1 0	0	X	X	0	1	X	X	1
0 1 1 0	0 1 1 1	0	X	X	0	X	0	1	X
0 1 1 1	1 0 0 0	1	X	X	1	X	1	X	1
1 0 0 0	1 0 0 1	X	0	0	X	0	X	1	X
1 0 0 1	0 0 0 0	X	1	0	X	0	X	X	1

Using K-map Simplification, we have:

$$J_A = BCD$$

$$J_B = A'C'D$$

$$J_C = A'D$$


$$J_D = 1$$

$$K_A = D$$

$$K_B = CD$$


$$K_C = D$$

$$K_D = 1$$



Example:

Using D FFs, design a counter with the following repeated sequence:
0, 2, 4, 6.




PS			NS			FF inputs		
A	B	C	A	B	C	D _A	D _B	D _C
0	0	0	0	1	0	0	1	0
0	1	0	1	0	0	1	0	0
1	0	0	1	1	0	1	1	0
1	1	0	0	0	0	0	0	0

A'BC		
0	X	X 1
1	X	X 0

A'BC		
1	X	X 0
1	X	X 0

A'BC		
0	X	X 0
0	X	X 0

$D_A = A'B' + A'B = A \oplus B$ $D_B = B'$ $D_C = 0$



Note the circuit is self-correcting

i.e if it happens that the circuit is in one of the unused states (because of an error signal) \Rightarrow it goes to one of the used states.

Namely, if the circuit is in 001, it goes to 010 (i.e 1 \rightarrow 2) and if 3 \rightarrow 4, if 5 \rightarrow 6 and if 7 \rightarrow 0. (check by forming the circuit excitation table).

HW #1) 6.6, 6.8, 6.10, 6.14, 6.18, 6.20, 6.25 (c).