

CMPE223/CMSE222 - Digital Logic Design		
<b>Department:</b> Computer Engineering		
<b>Instructor information</b> <b>Name:</b> Prof. Dr. Omar Ramadan <b>E-mail:</b> omar.ramadan@emu.edu.tr <b>Office:</b> CMPE115		
<b>Meeting times and places</b> Tuesday: 16:30-18:20, Room: CMPE227 (Lab) Wednesday: 10:30-12:20, Room: CMPE033 Thursday: 10:30-12:20, Room: CMPE033		
<b>Program Name:</b> Computer Engineering		<b>Program Code:</b> 25
<b>Course Number:</b> CMPE223/CMSE222	<b>Credits:</b> 4 Cr	<b>Year/Semester:</b> 2017-2018/ Spring
<input checked="" type="checkbox"/> Required Course <input type="checkbox"/> Elective Course		
<b>Prerequisite(s):</b> MATH163 Discrete Mathematics		
<b>Catalog description:</b> Binary Systems (Binary Numbers, Octal and Hexadecimal Numbers, Number Base Conversions, Complements, Signed Binary Numbers, Binary Codes, Binary Logic). Boolean Algebra and Logic Gates (Basic Definitions, Basic Properties of Boolean Algebra, Boolean Functions, Canonical and Standard Forms, Other Logic Operations, Digital Logic Gates, ICs). Simplification of Boolean Functions (The Map Method, Two- and Three- Variable maps, Four- and Five- Variable Maps, Product of Sums Simplification, NAND and NOR Implementation, Other Two-Level Implementations, Don't-Care Condition, The Tabulation Method, Determination of Prime Implicants, Selection of Prime Implicants). Combinational Logic (Design Procedure, Adders, Subtractors, Code Conversion, Analysis Procedure, Multilevel NAND Circuits, Multilevel NOR Circuits, Exclusive-OR Functions). MSI and PLD Components (Binary Adder and Subtractor, Decimal Adder, Decoders and Encoders, Multiplexers, PLA and PAL).		
<b>Course web page:</b> <a href="http://cmpe.emu.edu.tr/courses/cmpe223">http://cmpe.emu.edu.tr/courses/cmpe223</a>		
<b>Textbook(s):</b> J. F. Weakerly, "Digital Design: Principles and Practices", Prentice-Hall, 2006.		
<b>Indicative basic reading list :</b> 1. S. Brown and Z. Vranesic, "Fundamentals of Digital Logic with VHDL Design", McGraw-Hill, 2009 2. Richard S. Sandige, "Digital Design Essentials," Prentice-Hall 2002.		
<b>Topics covered and class schedule (tentative):</b> <b>(4 hours of lectures per week)</b>		
<b>Week 1, 2</b>	Binary, Octal, and Hexadecimal Numbers, Number Base Conversions, Signed Binary Numbers and Complements, Binary Addition, Subtraction, and Overflow, Binary Codes, and Binary Logic.	
<b>Weeks 3-8</b>	Simplification of Boolean Functions, SOP and POS Simplifications, NAND and NOR Implementations, Other Two-Level Implementations, Multilevel NAND and NOR Circuits, Exclusive-OR Functions, Don't-Care Conditions, The Tabulation Method, Determination and Selection of Prime Implicants.	
<b>Weeks 9, 10</b>	Midterm	
<b>Week 11</b>	Introduction to VHDL, Entities and architectures, Identifiers, spaces and comments, Netlists, Signal assignments. Generics. Constant and open ports, Test benches and configurations.	
<b>Weeks 12, 13</b>	Combinational Logic, Analysis Procedure, Design Procedure, Adders/Subtractors, Code Conversion, and VHDL Implementations.	
<b>Weeks 14, 15</b>	MSI Components, Binary Adder and Subtractor, Decimal Adder, Decoders and Encoders, Multiplexers, VHDL Implementations.	
<b>Weeks 16-17</b>	Final	
<b>Laboratory schedule (tentative):</b> <b>(2 hours of laboratory per week)</b>		
<b>Week 1, 2</b>	Lab preparations and groups arrangements.	

<b>Week 3</b>	Getting familiar with the tools
<b>Week 4</b>	Intro. Quartus II Design Environment & A Review Of VHDL Basics
<b>Week 5</b>	Intro. Quartus II Design Environment: Compiling And Simulating The Schematic Entry
<b>Week 6</b>	Intro. To Quartus II Software: Let's Review Our Mind
<b>Week 7</b>	Quartus II Design Environment: VHDL Basics
<b>Week 8</b>	Basic VHDL Prog. Of Combinational Circuits: Structural Programming Through NETLSTS
<b>Week 9, 10</b>	Midterm
<b>Week 11</b>	Basic VHDL Prog. Of Combinational Circuits .../ Continuation
<b>Week 12</b>	No Lab.
<b>Week 13</b>	Design and Implementation of Combinational Circuits
<b>Week 14</b>	Lab Quiz
<b>Week 15</b>	No Lab.

<b>Course learning outcomes:</b>			
Upon successful completion of the course, students are expected to have the following competencies:			
1. Use the Karnaugh map technique to simplify Boolean functions (SOP/POS) with/without don't care conditions (e1,e2,e3)			
2. Design combinational logic circuits using AND, NOT, OR, NOR, NAND, XOR and XNOR logic gates (b1,b2,b3)			
3. Use binary, octal, and hexadecimal number systems and apply techniques for number base conversions (a1,a2)			
4. Perform the mathematical operations using signed and unsigned binary numbers (a1,a2)			
5. Use algebraic manipulations associated with Boolean variables to build and evaluate Boolean expressions and functions (a1,a2,a3)			
6. Find complements of Boolean functions using generalized DeMorgan's and/or duality methods (a2,a3)			
7. Use the Tabulation technique to simplify Boolean functions (SOP/POS) with/without don't care conditions (e1,e2,e3)			
8. Analyze combinational circuits and find their functions (e1,e2,e3)			
9. Simulate the behavior of logic devices and combinational circuits using the VHDL language (k1,k2,k3)			
10. Use functional combinational units such as adders/subtractors, comparators, decoders, multiplexers, to design larger size combinational logic systems (b1,b2,b3)			

<b>Assessment (tentative)</b>	<b>Method</b>	<b>No</b>	<b>Percentage</b>
	Midterm Exam	1	35%
	Final Examination	1	45%
	Quiz and/or HW		5%
	Lab	~6	15% (5% attendance, 5% performance, 5% Lab Quiz)

<b>Policy on makeup:</b> There is no makeup for the quizzes. Only one makeup exam can be given for one of the missed exams (midterm or final). In order to be able to enter a makeup exam, you MUST submit a written report to your instructor stating your excuse within 3 days of that examination.
<b>Policy on cheating and plagiarism:</b> Any student caught cheating at the exams or assignments will automatically fail the course and may be sent to the disciplinary committee at the discretion of the instructor.
<b>Policy on NG grades:</b> NG grade will be given in the following cases: Lab attendance < 50% or Missing any exam without an acceptable excuse.
<b>Contribution of course to ABET criterion 5</b> Credit Hours for: Mathematics & Basic Science : 0 Engineering Sciences and Design : 4 General Education : 0

<b>Relationship of the course to program outcomes</b>	
The course has been designed to contribute to the following program outcomes:	
a) an ability to apply knowledge of mathematics, science, and engineering.	
b) an ability to design and conduct experiments, as well as to analyze and interpret data	
e) an ability to identify, formulate, and solve engineering problems.	
k) an ability to use the techniques, skills, and modern engineering tools necessary for engineering practice.	

<b>Prepared by:</b> Assoc. Prof. Dr. Muhammed Salamah / Prof. Dr. Omar Ramadan	<b>Date Prepared:</b> Feb. 12, 2018
--	-------------------------------------