
Lecture 2

• Introduction to MIPS assembler, adds/loads/stores

Review: Execute Cycle

The datapath executes the instructions as directed by control



Memory stores both instructions and data

Review: Processor Organization

Control needs to have circuitry to Fetch Decide which is the next instruction and input it from memory Decode the instruction Exec Decode Issue signals that control the way information flows between datapath components Control what operations the datapath's functional units perform Datapath needs to have circuitry to • Execute instructions - functional units (e.g., adder) and storage locations (e.g., register file) • Interconnect the functional units so that the instructions can be executed as required

• Load data from and store data to memory

Assembly Language Instructions

- The language of the machine
 - Want an ISA that makes it *easy* to build the hardware and the compiler while maximizing performance and minimizing cost
- Stored program concept
 - Instructions are stored in memory (as the data)
- Our target: the MIPS ISA
 - similar to other ISAs developed since the 1980's
 - used by Broadcom, Cisco, Sony, ...

Design goals: maximize performance, minimize cost, reduce design time (time-to-market), minimize memory space (embedded systems), minimize power consumption (mobile systems)

RISC - Reduced Instruction Set Computer

RISC philosophy


- fixed instruction lengths
- load-store instruction sets
- limited number of addressing modes
- limited number of operations
- □ MIPS, Sun SPARC, IBM PowerPC ...
- Instruction sets are measured by how well compilers use them as opposed to how well assembly language programmers use them

□ CISC (C for complex), e.g., Intel x86

Design Principles

- 1. Simplicity favors regularity.
- 2. Smaller is faster.
- 3. Make the common case fast.

MIPS Arithmetic Instruction




Compiling More Complex Statements

Assuming variable b is stored in register \$s1, c is stored in \$s2, and d is stored in \$s3 and the result is to be left in \$s0, what is the assembler equivalent to the C statement


```
h = (b - c) + d
sub $t0, $s1, $s2
add $s0, $t0, $s3
```

MIPS Register File




Register addresses are indicated by using \$

Naming Conventions for Registers



Registers vs. Memory

- Arithmetic instructions operands must be in registers
 - only thirty-two registers are provided




Compiler associates variables with registers

What about programs with lots of variables?

Processor – Memory Interconnections

Memory is a large, single-dimensional array
 An address acts as the index into the memory array




Accessing Memory

MIPS has two basic data transfer instructions for accessing memory (assume \$s3 holds 24₁₀)

The data transfer instruction must specify

- where in memory to read from (load) or write to (store)
 memory address
- where in the register file to write to (load) or read from (store) – register destination (source)

The memory address is formed by summing the constant portion of the instruction and the contents of the second register




MIPS Memory Addressing

The memory address is formed by summing the constant portion of the instruction and the contents of the second (base) register

\$s3	holds 8	3 Memory	011	0 24		
		Merriory	010	1 20		
			110	0 16		
	0	001	000	1 12		
			001	0 8		
			100	0 4		
			010	0 0		
			32 bit Da	ata Wo	ord Address	
lw	\$t0,	4(\$s3)	#what? is	loade		<mark>0001</mark> \$t0
SW	\$t0,	8(\$s3)	#\$t0 is s in loc	tored ation 16		

Compiling with Loads and Stores

Assuming variable b is stored in \$s2 and that the base address of array A is in \$s3, what is the MIPS assembly code for the C statement



Compiling with a Variable Array Index

	1
A[3]	←\$s4 +12
A[2]	↓ \$s4 +8
A[1]	- \$s4 +4
A[0]	↓ \$s4

Assuming that the base address of array A is in register \$s4, and variables b, c, and i are in \$s1, \$s2, and \$s3, respectively, what is the MIPS assembly code for the C statement

c = A[i] - b

				0		20
add S	\$t1,	\$s3,	\$s3	#array	y index	i is in \$s3
add S	\$t1,	\$t1,	\$t1	#temp	reg \$t1	holds 4*i
add S	\$t1,	\$t1,	\$s4	#addr	of A[i]	now in \$t1
lw S	\$t0,	0(\$t1)			
sub S	\$s2,	\$t0,	\$s1			

Dealing with Constants

 Small constants are used quite frequently (50% of operands in many common programs)

e.g., A = A + 5;B = B + 1;C = C - 18;

Constant (or Immediate) Operands

Include constants inside arithmetic instructions

 Much faster than if they have to be loaded from memory (they come in from memory with the instruction itself)

MIPS immediate instructions

addi\$s3, \$s3, 4 #\$s3 = \$s3 + 4

There is no subi instruction, can you guess why not?


MIPS Instructions, so far

Category	Instr		Example	Meaning
Arithmetic	add	add	\$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3
	subtract	sub	\$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3
	add immediate	addi	\$s1, \$s2, 4	\$s1 = \$s2 + 4
Data	load word	lw	\$s1, 32(\$s2)	\$s1 = Memory(\$s2+32)
transfer	store word	sw	\$s1, 32(\$s2)	Memory(\$s2+32) = \$s1


Review: MIPS Organization

Arithmetic instructions – to/from the register file

Load/store instructions - to/from memory



MIPS Instruction Categories and Formats:




MIPS Instruction Formats

MIPS instructions formats:


Inst. Type	31-26	25-21	20-16	15-11	10-6	5-0
R	op= 0	rs	rt	rd	shamt	func
1	op= 1, 4-62	rs	rt	Immedia	te	
J	op= 2, 3	target a	ddress			

Machine Language - Arithmetic Instruction



Can you guess what the field names stand for?

MIPS Instruction Fields




- **Op** opcode indicating operation to be performed
- □ *rs* address of the first **r**egister source operand
- address of the second register source operand
- **rd** the register destination address
- shamt shift amount (for shift instructions)
- funct function code that selects the specific variant of the operation specified in the opcode field


Machine Language - Load Instruction

Consider the load-word and store-word instr's


- Introduce a new type of instruction format
 - I-type for data transfer instructions (previous format was R-type for register)



Machine Language - Store Instruction



A 16-bit offset means access is limited to memory locations within a range of +2¹³-1 to -2¹³ (~8,192) words (+2¹⁵-1 to -2¹⁵ (~32,768) bytes) of the address in the base register \$s2
 2's complement (1 sign bit + 15 magnitude bits)



- □ The constant is kept inside the instruction itself!
 - So must use the I format Immediate format
 - Limits immediate values to the range +2¹⁵-1 to -2¹⁵

Instruction Format Encoding

- Can reduce the complexity with multiple formats by keeping them as similar as possible
 - First three fields are the same in R-type and I-type
- Each format has a distinct set of values in the op field


Instr	Frmt	ор	rs	rt	rd	shamt	funct	address
add	R	0	reg	reg	reg	0	32 _{ten}	NA
sub	R	0	reg	reg	reg	0	34 _{ten}	NA
addi	Ι	8 _{ten}	reg	reg	NA	NA	NA	constant
lw	Ι	35 _{ten}	reg	reg	NA	NA	NA	address
SW	I	43 _{ten}	reg	reg	NA	NA	NA	address

Assembling Code

Remember the assembler code we compiled last lecture for the C statement

A[8] = A[2] - b
lw \$t0, 8(\$s3) #load A[2] into \$t0
sub \$t0, \$t0, \$s2 #subtract b from A[2]
sw \$t0, 32(\$s3) #store result in A[8]

Assemble the MIPS object code for these three instructions (decimal is fine)



Review: MIPS Instructions, so far

Category	Instr	Op Code	Example	Meaning
Arithmetic (R format)	add	0 & 32	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3
	subtract	0 & 34	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3
Arithmetic (I format)	add immediate	8	addi \$s1, \$s2, 4	\$s1 = \$s2 + 4
Data	load word	35	lw \$s1, 100(\$s2)	\$s1 = Memory(\$s2+100)
transfer (I format)	store word	43	sw \$s1, 100(\$s2)	Memory(\$s2+100) = \$s1