

Std. ID:


Advan Acem

Duration: 105 Minutes

Solutions

Exam is over 100 and all questions have equal weight.

Q.1. Given the following synchronous sequential circuit, analyse it draw the state transition diagram (graph).



Q.2. Design a 4-bit multifunction register/counter that is controlled by two control inputs S1 ve S0 as follows:

S1	S0	Function Mode
0	0	Parallel Load
0	1	Up counter
1	0	Shift right
1	1	Negate the contents

Design this multifunction register/counter using JK-FFs

Q.3. Design a synchronous sequential circuit with two inputs, A and B, and a single output Y. The circuit is required to compare the previous value of A with the present values of A and B at every clock cycle and make the output Y=1 if the previous value of A is 1 and at least one of A or B has value a present value of 1 at the current clock cycle.

a) Draw the state transition diagram of the described circuit.

b) Write down the state transition table of the circuit.

c) Implement using JK-FFs.

ASM: 6
 Datapath: 9
 Control: 10


$$LA = s_1s_0 + s_2 + s_3$$

$$LB = s_1s_0$$


$$SdA = s_2 + s_3$$

$$EA = s_1s_0 + s_2 + s_3$$


$$Sel = Cout_1$$



Datapath:



Q.2.



$$Y = A\bar{Q} + B \cdot Q = (A+B) \cdot Q$$


		\bar{Q}	
A	1	1	1
	0	1	1
		Q	
		0	1

10


$$Q^+ = A = \frac{J}{J+1} \cdot Q + A \cdot \bar{Q}$$

		\bar{Q}	
A	1	1	1
	0	1	1
		Q	
		0	1

A	B	Q	Q ⁺
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0



Q.3.



Control path	PS	inputs	MS	output
B ₁ B ₀	S	Count	B ₁ +B ₀	S ₀ S ₁ S ₂ S ₃
00	x	0	00	1000
01	1	x	01	0100
10	0	x	10	0010
11	x	x	11	0001

Data path (on the paper)

R.4.